The ATLAS experiment will upgrade its Pixel Detector with the installation of a new pixel layer in 2013/14. The new subdetector, named Insertable B-Layer (IBL), will be installed between the existing Pixel Detector and a new smaller diameter beam-pipe at a radius of 33 mm. To cope with the high radiation and hit occupancy due to the proximity to the interaction point, a new read-out chip and two different silicon sensor technologies (planar and 3D) have been developed and are currently under investigation and production for the IBL. Furthermore, the physics performance should be improved through the reduction of pixel size whereas targeting for a low material budget, pushing for a new mechanical support using lightweight staves and a CO2 based cooling system. An overview of the IBL project, the results of beam tests on different sensor technologies, testing of pre-series staves made before going into production in order to qualify the assembly procedure, the loaded module electrical integrity, and the read-out chain will be presented.
I. INTRODUCTION
The innermost part of the ATLAS experiment [1] is the Pixel Detector [2] , shown in Fig. 1 . It consists of three barrel layers and three disks on each side. 1744 detector modules, a hybrid made of a silicon sensor bump-bonded to 16 front-end (FE) chips, are installed, serving an active area of around 2 m 2 of silicon. During the LHC runtime the ATLAS experiment will collect approximately 300 fb −1 of data. The particle fluence expected resulting in 50 Mrad ionizing dose and 1 × 10 15 n eq /cm 2 non-ionizing dose in the Pixel Detector, will lead to a significant radiation damage. The innermost layer, the B-Layer, will suffer more and we expect it to gradually loose tracking efficiency by this. To mitigate this tracking efficiency loss, the 3-layer Pixel Detector will be upgraded to a 4-layer detector by installing the Insertable-B-Layer (IBL) in the LHC shutdown in 2013/14. The IBL will be installed together with a smaller beam-pipe (outer diameter 48.6 mm) inside the present Pixel Detector. The IBL sensors will be closer to the beamaxis at a radius of 33mm. They need to withstand 250 Mrad of ionizing dose and 5 × 10 15 n eq /cm 2 non-ionizing dose for the lifetime of 300 fb −1 , with a tracking efficiency of > 97%. Adding a 4th layer will improve ATLAS physics performance in b-tagging and light-jet rejection significantly [3] . As the IBL is closer to the beam-axis, the front-end electronics also need to cope with a much higher hit rate at an expected peak luminosity of 2 × 10 34 cm −2 s −1 . To address this, a new front-end chip has been developed, the FE-I4. Apart from a higher radiation hardness, the FE-I4 has a substantially larger active area (16.8 mm × 20 mm) compared to the present front-end chip in the Pixel Detector. In addition, the pixel size has been reduced to 50 μm × 250 μm. The smaller layer radius and the reduced pixel length lead to an improved impact parameter resolution [3] . Furthermore, the IBL provides a reduced radiation length by implementing low material mechanical structures, thinned front-end chips, and thin flex circuits.
II. IBL GEOMETRY AND LAYOUT
The IBL consists of 14 staves located around the beam-pipe. Each stave carries 32 FE-I4 chips, which are paired to silicon pixel sensors. Two FE-I4 chips form a module. There will be two kinds of modules in IBL. The inner 12 modules per stave will utilize planar silicon sensors, whereas the outer 4 modules will utilize silicon 3D sensors. The planar sensors come as one tile per module and the 3D sensors are per chip, so two sensor tiles will form a module. The staves are inclined by 14
• with respect to the radial direction. By this we achieve an overlap of active area between the staves and therefore compensation for Lorentz angle of drifting charge in the planar sensors located in the 2T magnetic field. In case of the 3D sensors the effect of partial column inefficiency for perpendicular tracks is also compensated by the stave inclination. Due to space constrains there is no shingling of modules in z-direction. The modules are glued with a gap of 200 μm for planar and 100 μm for 3D sensors respectively. The stave's active area is 643 mm long and provides a coverage in pseudo-rapidity of |η| < 3. Fig. 2 shows the arrangement of the staves around the beam pipe and the IBL support tube (IST). The staves are mounted with the modules facing the beam-pipe.
A. Staves
The IBL staves are the mechanical carrier structure for the detector electronics and have a dimension of 20 mm×664 mm. They will be oriented in longitudinal direction of the beam pipe. Fig. 3 shows photographs of a bare stave. Each stave consists of several components. The base structure, the "Omega", is from carbon-fibre material and gives stiffness to the stave. Around the titanium cooling pipe in the middle of the stave the space is filled with carbon foam 1 , a very lightweight material (density of 0.22 g/cm 3 ), which serves as heat conductor between the cooling pipe and a carbon fibre faceplate covering the foam material towards the detector modules. The faceplate provides a flat surface to glue the modules on and prevents the porous foam to dust out. Faceplate and Omega are made from K13C/RS3 2 carbon-fibre material. With this design the IBL meets the key requirements for the mechanical structure which are: minimal bending as function of temperature (less than 150 μm over the whole temperature operation range), minimal radiation length of the support (target X/X 0 ≤ 0.5 %), and high thermal conductivity for sufficient heat removal from the detector modules.
The heat transport capability depends on the orientation of the carbon fibres and the foam material. Since for stiffness reasons the fibre orientation is (0 face plate (0 • is parallel to the beam axis), it is only 150 μm thin to provide efficient heat transfer. The chosen carbon foam serves a thermal conductivity of around 30 W/(m · K) at the given density, which is a reasonable compromise of low mass and high thermal conductivity.
B. Cooling System
The IBL on-detector electronics need to be operated at low temperatures to minimize the radiation damages in the silicon sensors. A temperature of −20
• C or lower is required during the cold operation of the modules. Table I lists the required temperature conditions for the different operation modes of the IBL. To reach these temperatures a CO 2 based cooling system is foreseen and under construction. Liquid CO 2 is led into the stave cooling tubes and evaporates there to take the heat load and provide cooling. For each stave a dissipated heat of around 80 W needs to be removed. The complete cooling system will provide a cooling capability of 1.5 kW at any temperature during the detector operation.
C. Thermal Figure of Merit
The thermal performance of the stave prototypes has been measured. It is characterized by the thermal figure of merit,
where ΔT is the temperature difference between the sensor and the cooling fluid, and δp is the area density of the module power. For a given module power density a lower Γ results in a lower ΔT . Measurements on prototypes bare staves delivered a thermal figure of merit of Γ = 13 K · cm 2 /W, well below the requirement of 20 K · cm 2 /W.
III. DETECTOR FRONT-END ELECTRONICS
To handle the higher hit occupancy and radiation levels for IBL, a new front-end chip [16] , named FE-I4 [15] , has been developed. It is designed in 130 nm feature size CMOS process and is capable of handling high hit rates and withstands a [10] , as well as diamond sensors were performed. These tests also showed, that the FE-I4 chip is capable of reading out different types of sensors. Because some items of the chip design needed modifications, a re-submission was done in summer 2011 resulting in the FE-I4B (see e.g. [12] ). Again, the tests showed a very good performance of the chip, so that this chip version will be installed in the IBL [13] . The FE-I4 chip holds an active area of 16.8 mm × 20 mm and contains the readout circuitry for 26880 hybrid pixels arranged in 80 columns and 336 rows. The pixel size is 50 μm×250 μm. The front-end chip is connected to the sensor via bump bonding for each individual pixel cell. Each FE-I4 pixel cell contains an independent free running amplification stage with adjustable shaping, followed by a discriminator with independently adjustable threshold. The chip measures the discriminator firing time and the time over threshold (TOT) with 4-bit resolution in counts of an externally supplied clock, normally 40 MHz. The firing times of all discriminators are kept in the chips for a programmable latency interval of up to 255 clock cycles. Within this time interval the information can be read out by supplying an external trigger. The data output mode for the detector operation is 8b/10b encoded with 160 Mb/s rate. Fig. 4 shows the top level diagram of the FE-I4, the pixel region of 80 × 336 pixels is visible in the upper part and the bottom part depicts the end of column and end of chip logic. The pixel array is organized in double columns, which are subdivided into 2 × 2 pixel regions. Each region contains 4 identical analog pixel cells which share a common digital block called Pixel Digital Region (PDR) holding memory and hit logic. An extra level of digital discriminators can be programmed to distinguish e.g. large recorded charges from small ones. The hits from the 4 analog cells are processed and stored for readout. The PDR can store up to 5 "events", also recording the elapsed time since the event took place in clock cycles of a 40 MHz clock. The clock and also the trigger information need to be routed to the PDRs within 2 ns to provide a well matching between the recorded hit arrival time and triggered bunch crossing window. The PDR architecture provides several advantages. First, as real hits come clustered the geographical proximity in the PDR is efficient for recording. Second, un-triggered hits are not transferred to the periphery, which lowers power consumption in the chip. Third, the digital discriminators can be used for time-walk compensation. Simply by geographical association, a small hit (below digital threshold) can be recorded with a big hit (above digital threshold) occurring in the previous bunch-crossing. Fourth, as the PDR included the memory, the active fraction of the IC is improved. More information and performance measurements can be found in [13] .
IV. SENSORS FOR IBL
Two different sensors types are foreseen for the IBL. Three quarter of the modules will have a planar silicon sensor and the rest will be equipped with 3D silicon sensors. The sensor development and choice is driven by radiation levels and space. Since the IBL modules do not overlap in z-direction, minimal inactive regions at the edge of the sensors are required (less then 450 μm). Furthermore, the maximal bias voltage is 1000 V, which has to be foreseen for the planar silicon sensor. Table II lists the basic parameters of the two sensor types. 
A. 3D Silicon Sensors
The original design of 3D sensors has been proposed in 1997 [5] . The electrodes are processed through the bulk material of the sensor instead of being implanted on the surface of the wafer. The distance between the electrodes is significantly reduced, leading to a much lower depletion voltage needed. Also the charge collection is faster, the charge trapping probability and the dissipated power are lower as in planar devices. The distance between electrodes is 67 μm for IBL 3D sensors whereas the inactive region at the sensor edge is minimized by a guard fence design [8] . For IBL a design with two n + electrodes per pixel surrounded by six p + biasing electrodes has been chosen. The sensors are 230 μm thick and are manufactured in double-sided processes by CNM 3 and FBK 4 [9] .
B. Planar Silicon Sensors
The IBL planar sensors use an n-in-n design on diffusion oxygenated float-zone (DOFZ) silicon wafers [6] and are manufactured by CiS 5 . A slim edge design was developed in order to reduce the inactive edge region. In this the guard-ring structure is shifting into the active pixel region opposite the outermost pixel. This pixel cell is elongated to 500 μm instead of the usual 250 μm in z-direction. The sensor thickness is 200 μm. This promises higher charges with respect to thicker sensors at the same bias voltage, due to the higher velocity of the charge carriers reducing the charge trapping probability [8] .
C. Test Beam Results
A huge test beam campaign has been performed to study the behavior of sensors and modules for IBL in detail. Irradiated and non-irradiated sensors have been measured in test beams at DESY (4 GeV positrons) and at CERN (120 GeV pions). We will highlight some of the results in the next sections, more results can be found e.g. in [8] and [10] . Modules under test have been measured in beam line together with a reference module. We performed measurements with and without magnetic field with perpendicular and non-perpendicular incidence tracks. The EUDET 6 telescope measured and reconstructed the beam trajectories with high resolution as the main external reference system [11] .
1) Hit Efficiency
The key parameter of the detector is certainly the hit efficiency. The overall hit efficiency is measured using the tracks reconstructed with the telescope and interpolate them to the test modules to find matching hits. The efficiency is the number of tracks with matching hits divided by the total number of tracks. To reduce the fake track rate, for each hit in a module on a track, a matching hit in one of the other modules under test is required. We found that the hit efficiency is very high as expected. Un-irradiated planar sensors deliver an efficiency of nearly 100 %. 3D modules are slightly below this due to the hits passing the sensor in the electrode material. Tilted tracks deliver again nearly 100 % efficiency. [7] 2) Cell Efficiency To assess the relative loss of efficiency even after irradiation in a better way, we measured the cell efficiency. Fig. 5 shows the geometry of a pixel cell together with the half of its neighbored cells for a planar (left side) and a 3D sensor (right side) and the cumulated hits for the pixel cells. For better statistic all cells have been added. We observed a very high efficiency for the planar sensor within the pixel cells (mean efficiency 97.5 %). Only at the edge of the planar cell the efficiency drops, when the tracks passed the bias grid. In these measurements we biased the sensor with a depletion voltage of V D = −1000 V. For the 3D sensor the result is the same, a very high efficiency in the cell (mean efficiency 99 %), only when the tracks passed the electrode material, the efficiency is lower. We biased the sensor with a depletion voltage of V D = −160 V for this measurement. In both cases we used tracks with an inclination angle of 15
• .
3) Edge Efficiency
To estimate the size of the active area, we measured the hit efficiency for the edge pixels, which are elongated to 500 μm for the planar sensor. Fig. 6 shows the efficiency obtained together with a top view of the sensor lithography. For a planar sensor the inactive length is measured from the fixed dicing street. Taking the 50 % level as the mark, the inactive length is approximately 200 μm. The 3D edge design has a 200μm guard ring around the pixel area. Again taking the 50 % efficiency level as the border, the inactive edge is 200 μm wide. So both sensor types come along with a very slim inactive region [10] .
4) Charge Sharing
The charge sharing between cells is another important parameter of pixel detectors. In case the charge is shared between neighbored pixels, the hit position can be determined to higher accuracy. Shared charge means that less charge is available per cell, which can cause the hit not passing the threshold due to too low charge deposition per cell. This can be a major concern for highly irradiated samples as the total available charge is reduced.
Charge sharing between cells is directly related to the size of the reconstructed clusters. In Fig. 7 the cluster size distributions for both a planar and a 3D sensor measured with 15
• beam incident angle are shown. Because of the different operation conditions a quantitative comparison is not possible, but one observes a similar behavior of both sensor types. Nevertheless, the hit efficiency measurements indicate, that charge sharing is not an issue for these sensors [10] .
5) Spatial Resolution
To determine the exact position of tracks passing the detector the spatial resolution has to be high. For multi-hit clusters, the information of the charge deposited to the pixel cells can be used to improve the track position determination. The spatial resolution of both planar and 3D modules can be measured from the residual distributions of all hit clusters. The track position is interpolated from the telescope whereas the cluster position is calculated using simple charge weighting between the cells. Fig. 8 shows the distribution for a planar (left) and a 3D module (right) using again a 15
• inclined track. The measured resolution of approximately 15 μm is similar for both sensor technologies. This measurement will be significantly improved for both module types when more sophisticated cluster algorithms are implemented [10] .
V. DETECTOR MODULES
The IBL module unit is based on two FE-I4 chips adjacent along the beam axis. The two FE-I4 chips share a common input of clock and control data, whereas there is an individual data output line per front-end chip. The IBL module building elements are the two front-end chips, a sensor (in two tiles for the 3D modules), the module flex (thin electrical circuit to connect the modules), and passive components. Small wings connect the modules to power supplies and readout system. Fig. 9 shows a sketch of a module on stave with preliminary placed passive components and module flexes, which are connected via wire bonds to the FE-chips on the one hand and to the module flex wings on the other hand. As mentioned above, two sensor types will be utilized, planar and 3D silicon sensors. To reduce the material introduced by IBL, the large FE-I4 chip is thinned down on wafer level to around 150 μm. To handle the thinned front-end chip during bump bonding to the sensor an extra glass handling wafer is glued to the chip wafer after thinning using a photo-sensitive adhesive. After the flip-chip and reflow process the glass is removed by exposing the adhesive to a laser.
VI. READOUT SYSTEM
For read out the new front-end chip an adopted readout system is necessary. Whereas the control path from the offdetector to the on-detector system is the same as for the Pixel Detector, the data path transmitting the detector data to the off-detector electronics has been changed. To cope with the increased bandwidth, larger amount of data, and new frontend electronics, a new card pair -Read-Out driver (ROD) and Back-of-Crate card (BOC) -for the off-detector electronics has been developed for IBL.
Data is transmitted optically between the on-detector and the off-detector part. For each IBL stave there is one ROD/BOC pair optically connected to two optical-electrical converters (optoboards) in the detector, of which each is connected to eight modules equivalent to the half of a stave. The readout structure is shown in Fig. 10 . 
A. IBL Readout Driver
The IBL ROD, shown in Fig. 11 , is to be operated in a VME crate and is the steering card for the detector operation and readout. Configuration, trigger and control data is generated on the ROD and sent to the connected detector modules. The ROD formats and passes data coming from the detector according to the operation mode either to a histogramming unit for detector calibration or to the higher level readout system (ROS) for storage and further analysis.
The ROD houses three main Field Programmable Gate Array (FPGA) chips providing the functionality of the board. The controller FPGA is a XILINX 7 Virtex5 with Power PC (PPC) core. All the control logic is implemented on this chip. It is the driving instance for operating the detector in the needed run modes (calibration and physics data taking) and it steers the ROD and BOC internal functionality. The other two FPGAs are XILINX Spartan6 chips, in which all the data handling takes place. Data from detector is received via the BOC and needs formatting as it comes in words per front-end chip. The formatted data is the either built into event fragments and driven to the higher level readout or it is used for detector calibration. For this a histogramming unit is implemented in the Spartan chips capable of building occupancy, time over threshold (TOT) and (TOT) 2 histograms per front-end chip. These histograms are transferred to a fit server, a CPU farm, which is connected via GB-ethernet to the ROD.
B. IBL Back-of-Crate card
The IBL BOC, shown in Fig. 12 , is paired to the ROD in the VME crate and serves as timing instance and interface board in the readout system. The LHC bunch crossing clock is received by the BOC and then fed to the detector modules and also to the ROD card. Furthermore, the board houses optical components to connect to the detector optical converters. This way a full stave of 16 modules can be connected to one BOC optically.
Also the optical connection to the higher level readout is located on the BOC card. Eight S-LINK 8 channels delivering a bandwidth of around 1 Gb/s each are utilized. Also the BOC card's main logic is implemented in three FPGA chips. A "BOC Controller FPGA" (BCF), a small Spartan6, acts as steering instance for the card. From this chip the control bus connection to the ROD is implemented. Two "BOC Main FPGAs" (BMF), big Spartan6 chips, perform all the data handling. The data stream per module to the detector includes control data and clock. These are encoded into one signal using Bi-Phase Mark (BPM) encoding. The encoded streams run per module and can be delayed to match the timing of the bunch crossing in the detector. From detector there is one stream per front-end chip, means two streams per module both operating at 160 Mb/s. This data is 8b/10b encoded and needs to be decoded in the BMF chips. For this the BMF provides phase alignment, 8b/10b decoding, error checking, and monitoring logic. The decoded data is transferred to the ROD via a parallel bus.
C. Optical Link
The connection between on-and off-detector components is done via around 80 m long optical fibre ribbons. Due to the modularity of the IBL staves (8 front-end pairs per half stave), the fibre paths will be used with eight channels in parallel, whereas optical transmitters, receivers, and fibres are laid out as 12-way arrays or ribbons, because this is the industrial standard. On the BOC commercial SNAP 12 transmitter and receiver plugins will be used. The opposite end of the optical transmission line is an "optoboard" receiving the optical data streams via an array of PiN diodes, decode clock and data from the BPM signal, and passing it to the detector module electrically. Vice versa, the optoboard receives two data streams per detector module electrically and drives it out optically towards the BOC using arrays of VCSEL diodes. To read out a full IBL stave there is one ROD and one BOC connected to two optoboards, each one serving a half stave.
VII. FIRST STAVE TESTS
First prototype staves with FE-I4 modules have been assembled and then tested at CERN. These staves therefore served for testing the assembly procedure and as test bed for setting up the reception test for production staves. Besides inspections of the stave itself, several measurements have been performed to study the module behavior on stave. The power consumption, noise behavior, and crosstalk of the modules have been checked as well as the threshold behavior. These tests are important to check whether the transport caused any damage to the stave. A test using a radioactive source checks for the hit recording of each single pixel on the stave. All 32 front-end chips are illuminated by a source, which is moved along the stave step-wise. The source rests above each chip for a given time, e.g. 10 mins. depending on the source strength, to hit each single pixel with a high probability. Fig. 13 shows a typical 90 Sr-source scan result for a prototype stave. The color scale indicates the number of hits per pixel. The source spot is deformed in vertical direction due to the equal scale in xand y-direction in the plot not reflecting the pixel dimensions.
One can nicely see a proper response of the prototype stave's front-end chips to the particles crossing. More quantitative measurements will be done for each production stave to qualify the stave for IBL usage.
VIII. INTEGRATION AND INSTALLATION
The integration of the IBL is about to start. It proceeds in several steps: (1) gluing of modules to the staves, (2) quality assurance tests after loading at assembly site and ATLAS surface integration building (SR1), (3) brazing of titanium inlet and outlet cooling pipe extension to the stave, (4) mounting of staves around the new beam-pipe in SR1, (5) connection of power and readout services to the stave and routing of services along the beam pipe, (6) final surface test of IBL before installation.
The assembly of first prototype IBL staves has shown a well under control module mounting. The positioning precision is controlled by a 3D measurement system to be around 2 μm. We test all modules before and after stave assembly and after transports to check for disconnected bump bonds and electrical functionality.
In parallel to the stave assembly the installation preparation is finalized. As ATLAS is opened and the Pixel Detector has been removed, the IST will be installed into the Pixel Detector on surface. The IBL will be installed together with the new beam pipe in the pit after re-installation of the Pixel Detector in beginning 2014. We investigated all the tooling needed and started preparation for the installation.
IX. SUMMARY AND OUTLOOK
ATLAS currently constructs a new pixel detector layer for the first upgrade of its tracking detector: The ATLAS Insertable B-Layer (IBL).
The IBL will be the 4th layer of the current ATLAS Pixel Detector and will be installed together with a new smaller diameter beam-pipe in the first long shut down of LHC in 2013/14. A new generation of front-end chips, the FE-I4, will be assembled to 3D and planar silicon sensors to build modules. Extensive tests of these chips and sensors have been performed to ensure these components to be the appropriate technical solutions for IBL to operate until 2022.
The overall support and cooling system has been developed and is now in production. Small-scale prototype cooling plants operate at the testing laboratories at Geneva University and at CERN. The bare staves have been produced waiting for module assembly. We are looking forward to assemble the IBL around the new beam-pipe starting late of summer 2013 and install the IBL into the IST in the pit in beginning of 2014.
